

<b>Notice of References Cited</b>		Application/Control No. 10/059,554	Applicant(s)/Patent Under Reexamination BRADLEY ET AL.	
		Examiner Chat C. Do	Art Unit 2124	Page 1 of 1

**U.S. PATENT DOCUMENTS**

*	Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
A	US-6,742,014	05-2004	Bradley, Douglas H.	708/710
B	US-6,769,007	07-2004	Sutherland et al.	708/700
C	US-5,270,955	12-1993	Bosshart et al.	708/525
D	US-5,694,350	12-1997	Wolrich et al.	708/497
E	US-5,719,803	02-1998	Naffziger, Samuel D.	708/710
F	US-			
G	US-			
H	US-			
I	US-			
J	US-			
K	US-			
L	US-			
M	US-			

**FOREIGN PATENT DOCUMENTS**

*	Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
N					
O					
P					
Q					
R					
S					
T					

**NON-PATENT DOCUMENTS**

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
U		Hayakawa, Logic Circuits and Carry-Lookahead Circuits, Nov. 1 2001, United States Patent Application Publication, No.: US 2001/0037349 A1.
V		Liu, Providing a Fast Adder for Processor based Devices, April 17 2003, United States Patent Application Publication, No.: 2003/0074385 A1.
W		Dubey et al., Complementary Pass Gate Logic Implementation of 64-bit Arithmetic Logic Unit Using Propagate Generate and Kill, April 22 2004, United States Patent Application Publication, No.: 2004/0078417 A1.
X		

\*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)  
Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.